foosinn/ergogen
1
0
Fork 0
Code Issues Pull requests Projects Releases Wiki Activity

add makefile and kicad project

Browse source
This commit is contained in:
foosinn 2022-03-23 10:19:25 +01:00
parent 1267462fcc
commit 9542a09d55
6 changed files with 45 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

4
.gitignore vendored
View file

@ -117,4 +117,6 @@ dist
# Project specific
output
temp*
temp*
kicad/45treus/main.pro
kicad/45treus/main.kicad_pcb

3
Makefile Normal file
View file

@ -0,0 +1,3 @@
all:
node src/cli.js 45treus.yaml -o output
cp output/pcbs/main.kicad_pcb kicad/45treus/

1
kicad/45treus/45treus.kicad_pcb Normal file
View file

@ -0,0 +1 @@
(kicad_pcb (version 4) (host kicad "dummy file") )

33
kicad/45treus/45treus.pro Normal file
View file

@ -0,0 +1,33 @@
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]

4
kicad/45treus/45treus.sch Normal file
View file

@ -0,0 +1,4 @@
EESchema Schematic File Version 2
EELAYER 25 0
EELAYER END
$EndSCHEMATC

1
kicad/45treus/fp-info-cache Normal file
View file

@ -0,0 +1 @@
0